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Abstract
Multilevel inverters are becoming more popular in the power conversion systems for high power and power quality demanding
applications. The MATLAB based simulation on SIMULINK platform is presented for the Single Phase five level cascaded H-bridge
Multilevel Inverter (CHB-MLI) topology with less number of switches and with different control schemes and Sinusoidal Pulse
Width Modulation (SPWM) schemes. A detailed comparison of various control schemes is presented in this paper with reference
to Total Harmonic Distortion (THD) in the output voltage and utilization factor of the power devices. It is observed that among all
the control schemes, the THD is minimum in the Sinusoidal Pulse Width Modulation-Phase Disposition (SPWM-PD) scheme with
variable carrier wave magnitude.
© 2016 Electronics Research Institute (ERI). Production and hosting by Elsevier B.V. This is an open access article under the CC
BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).
Keywords: Multilevel inverter (MLI); Reduced number of switches; Control schemes for CHB-MLI; SPWM control schemes; Minimal THD
1.  Introduction
Multilevel inverters have gain more attention in the field of high voltage and medium power applications due
to their advantages, such as low voltage stress on power semiconductor devices, low harmonic distortions, good
electromagnetic compatibility, reduced switching losses and improved reliability on fault tolerance. Therefore, the
multilevel inverters also have lower dv/dt  ratio to prevent induction or discharge failures on the loads (Govindaraju and
Baskaran, 2010). Recently the studies are going on to apply the multilevel inverters for low voltage applications such
as in the uninterrupted power supply (UPS) and power inverter for solar photovoltaic system (PV) (Kavali and Mittal,
2014). As the number of level in Multilevel Inverter increases, the Total Harmonic Distortion in the output voltage goes
on reducing (Colak et al., 2011). The disadvantage of increasing the number of levels is that it increases the number
of devices, hardware and the control circuit becomes very complicated. Hence, the objective of the present work is to
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aFig. 1. Five level cascaded H-bridge multilevel inverter topology (Kavali and Mittal, 2014; Lakshmi et al., 2013).
educe the THD by properly selecting the control schemes based on the switching pattern of the devices. The different
ontrol schemes are simulated and comparisons are made to choose the better technique, which will be efficient and
rovides the output with improved quality.
.  Cascaded  H-bridge  multilevel  inverter  topology
A cascaded multilevel inverter consists of a series of H-bridge inverter units. The general function of this multilevel
nverter is to synthesize a desired voltage from several separate dc sources (SDCS), which may be obtained from
atteries, fuel cells, or solar cells (Kang et al., 2005). By adding each H-bridge module, we can increase the two levels
n an output waveform. Normally for an single phase cascaded H-bridge multilevel inverter, number of semi conductor
witches required is 2(n  −  1), where n  is the number of levels (Kavali and Mittal, 2014; Kang et al., 2005). For an five
evel MLI eight power devices are required and for seven level four additional power devices are required. In proposed
opology for five level MLI only six power devices are required and from then onwards for increasing two levels,
nly one more power device is to be added i.e., for seven level MLI seven power device and for nine level MLI eight
ower devices are required (Kavali and Mittal, 2014; Lakshmi et al., 2013). In this topology at a time only three power
evices will conduct for any level except 0 voltage level, where only two power devices will conduct but in case of
onventional CHB-MLI by increasing the number of levels the number of conducting devices also increases. Fig. 1
hows the power circuit of single phase five level cascaded H-bridge multilevel inverter CHB-MLI topology.
.  Control  scheme  based  on  switching  pattern
By properly controlling the switching pattern of the power devices the THD of MLI can be drastically reduced.
ased on this switching pattern three different control schemes have been discussed in this paper.
.1.  Control  scheme  I  (α  −  α  −  2α  −  α  −  α)
The conventional control scheme is defined as (α  −  α −  2α  −  α −  α) in which the devices are switched on in such a
anner that for α  period the output is zero, for next α  period the output is V  volts and for next 2α  period the output is 2V
olts and so on as shown in Fig. 2. For single phase five level MLI, the value of α is 30◦. It is the basic control scheme
f five level multilevel inverter and with this control scheme the THD comes out to be 30.81%. The switching of the
ower devices to obtain the same output voltage waveform as shown in Fig. 2 is tabulated in Table 1. The output voltage
nd current waveforms and THD spectrum for conventional control scheme I is shown in Figs. 2 and 3 respectively..2.  Control  scheme  II  (α  −  2α  −  4α  −  2α  −  α)
In order to reduce the THD, the second control scheme proposed is (α  −  2α  −  4α  −  2α −  α) in which the devices
re switched on in such a manner that for α  period the output is zero, for next 2α  period the output is V  volts and for
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Fig. 2. Output voltage and current waveforms for control scheme I (α − α − 2α − α − α).
Table 1
Switching table of the Five level CHB-MLI Topology for control scheme I.
S. No. Period in degrees Status of the power device
S1 S2 S3 S4 S5 S6
1. 0–30 1 1 0 0 0 0
2. 30–60 1 0 1 0 1 0
3. 60–120 1 0 1 0 0 1
4. 120–150 1 0 1 0 1 0
5. 150–180 1 1 0 0 0 0
6. 180–210 1 1 0 0 0 0
7. 210–240 0 1 0 1 1 0
8. 240–300 0 1 0 1 0 1
9 300–330 0 1 0 1 1 0
10. 330–360 1 1 0 0 0 0
Fig. 3. THD spectrum for control scheme I.
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Fig. 4. Output voltage and current waveforms for control scheme II (α − 2α − 4α − 2α − α).
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ext 4α  period the output is 2V  volts and so on as shown in Fig. 4. For single phase five level MLI the value of α is
8◦. In this proposed control scheme II, the THD is drastically reduced to 21.17%. The output voltage and current
aveforms and THD spectrum for control scheme II is shown in Figs. 4 and 5 respectively.
.3.  Control  scheme  III  (α  −  2α  −  6α  −  2α  −  α)
In order to still reduce the THD, the third control scheme is proposed as (α  −  2α  −  6α  −  2α  −  α) in which the devices
re switched on in such a manner that for α  period the output is zero, for next 2α  period the output is V  volts and for
ext 6α  period the output is 2V  volts and so on as shown in Fig. 6. The value of α in this case is 15◦. In this proposed
ontrol scheme III, the THD is further reduced to 17.07% which is almost half of the control scheme-I. It is one of the
est control scheme with minimum hardware and without using PWM technique for reducing the THD in the output
oltage waveform. The output voltage and current waveforms and THD spectrum for control scheme III is shown in
igs. 6 and 7 respectively.
.  Sinusoidal  Pulse  Width  Modulation  (SPWM)
The Multilevel Inverter (MLI) control schemes can be classified according to switching frequencies as fundamental
witching frequency control and high switching frequency PWM control (Mohan et al., 2013). The high switching
requency PWM control schemes can further be classified as Space Vector Pulse Width Modulation (SV-PWM),
inusoidal Pulse Width Modulation (SPWM) and Selective Harmonic Elimination Pulse Width Modulation (SHE-
WM) (Chaturvedi et al., 2006). The SPWM control technique is most popular among all and widely used in industrial
pplications. SPWM technique uses several triangular carrier waves and one reference wave per phase. The number
f carrier waves is (n  −  1), where n is the number of levels (Balamurugan et al., 2013). In the proposed single phase
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Fig. 6. Output voltage and current waveforms for control scheme III (α − 2α − 6α − 2α − α).Fig. 7. THD spectrum for control scheme III.
five level cascade H-bridge multilevel inverter (CHB-MLI) topology there will be four carrier waves and one reference
wave. The modulation index (Ma) is given by
Ma = Am(n  −  1) Ac
where Am is the peak to peak amplitude of reference wave, Ac is the peak to peak amplitude of carrier wave and n is
the number of levels (Mohan et al., 2013; Kiran Kumar et al., 2013).
The graphical structure of the different control schemes used for controlling the multilevel inverter is shown in Fig. 8.
The SPWM control technique can further be classified as SPWM-Phase Shift (SPWM-PS) and SPWM-Level Shift
(SPWM-LS). Depending on the disposition of the carriers, the SPWM-Level Shift can further be classified as Phase
Disposition (SPWM-PD), Phase Opposition Disposition (SPWM-POD) and Alternate Phase Opposition Disposition
(APOD-SPWM) (Mohan et al., 2013).
5.  SPWM-Phase  Disposition
When all the carrier waves are placed in a same phase then that control scheme is called Phase Disposition (Kiran
Kumar et al., 2013). For single phase five level MLI, four carrier waves are compared with a reference/modulation
signal (Colak et al., 2011). The modulation index Ma is varied for different control schemes and it is observed that for
most of the cases the THD is minimum for a modulation index of 1.1. The frequency ratio P is defined as the ratio of
carrier signal frequency to modulation signal frequency (Elsheikh et al., 2011). The value of P  is also varied and it is
observed that at almost 250 the output voltage has minimum THD. For a better comparison of various control schemes,
the modulation index and frequency ratio are taken as same for all the control schemes.
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.1.  SPWM-Phase  Disposition  with  ﬁxed  carrier  wave  amplitude  (Ac)
The carrier wave peak to peak magnitude is same for all carrier waves and the slope of the carrier wave is constant
hroughout the simulation time (Balamurugan et al., 2013; Kiran Kumar et al., 2013). The SIMULINK models for
ower circuit and control scheme for SPWM-PD are shown in Figs. 9 and 10 respectively. In Fig. 10 the carrier signal
nd reference signals are suitably modeled using relational operators and OR logic gates to generate the desired control
ignals.
The carrier and modulation waves for five level MLI SPWM-PD control strategy with constant carrier wave amplitude
Ac) are shown in Fig. 11.
The output voltage and current waveforms and THD spectrum for SPWM-PD control scheme with constant carrier
ave amplitude (Ac) is shown in Figs. 12 and 13 respectively.
In SPWM-PD with constant carrier wave amplitude (Ac), the THD has reduced to 8.57% as compared to conventional
ontrol scheme of 31.01%.
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Fig. 10. SIMULINK model for control scheme SPWM-PD.Fig. 11. Carrier and modulation waves for SPWM-PD control strategy with constant Ac.
5.2.  SPWM-Phase  Disposition  with  variable  carrier  wave  amplitude  (Ac)
The carrier wave magnitude is same for all carrier waves but is varying with time in between minimum to maximum
and the slope of the carrier wave is also varying at regular intervals of times throughout the simulation time. The carrier
and modulation waves for SPWM-PD control strategy with variable carrier wave amplitude (Ac) are shown in Fig. 14.
The output voltage and current waveforms and THD spectrum for SPWM-PD control strategy with variable carrier
wave amplitude (Ac) is shown in Figs. 15 and 16 respectively.
In SPWM-PD with variable carrier wave amplitude (Ac), the THD has considerably reduced to 5.69% as compared
to SPWM-PD with constant carrier wave amplitude (Ac) of 8.57%. Hence forth for all control schemes the variable
carrier wave amplitude is considered for comparison of the various control schemes.6.  SPWM-Phase  Opposition  and  Disposition
When the carrier waves corresponding to negative half of reference wave are 180◦ out of phase to the positive half
carrier waves then it is called as Phase Opposition and Disposition (POD) (Balamurugan et al., 2013; Kiran Kumar
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Fig. 12. Output voltage and current waveforms for SPWM-PD control strategy with constant Ac.
Fig. 13. THD spectrumfor SPWM-PD control strategy with constant Ac.
e
(
FFig. 14. The carrier and modulation waves for SPWM-PD control strategy with variable carrier wave amplitude (Ac).
t al., 2013). The carrier and modulation waves for SPWM-PD control strategy with variable carrier wave amplitude
Ac) are shown in Fig. 17.
The output voltage and current waveforms and THD spectrum of a SPWM-POD control strategy is shown in
igs. 18 and 19 respectively.
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Fig. 15. Output voltage and current waveforms for SPWM-PD control strategy with variable Ac.
Fig. 16. THD spectrum for SPWM-PD control strategy with variable carrier wave magnitude Ac.
Fig. 17. The carrier and modulation waves for SPWM-POD control strategy.
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Fig. 18. Output voltage and current waveforms for SPWM-POD control strategy.
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The THD is slightly increased from 5.69% to 5.75% in case of SPWM-POD as compared to SPWM-PD with
ariable Ac.
.  SPWM-Alternate  Phase  Opposition  and  Disposition
When the carrier wave is opposed to the adjacent carrier waves then that control scheme is called as Alternate Phase
pposition and Disposition (APOD) (Balamurugan et al., 2013). The carrier and modulation waves for SPWM-APOD
ontrol strategy with variable carrier wave amplitude (Ac) are shown in Fig. 20.
The output voltage and current waveforms and THD spectrum of a SPWM-POD is shown Figs. 21 and 22 respectively.
The THD obtained in SPWM-APOD is 5.73% which is in between SPWM-PD with variable Ac and SPWM-POD
nd almost all the obtained THDs with variable Ac level shifting is same.
.  SPWM-Phase  Shift  (SPWM-PS)
Sinusoidal Pulse Width Modulation-Phase Shift (SPWM-PS) is same as SPWM-PD but here two modulation signals
ill be placed with a phase difference (Balamurugan et al., 2013; Kiran Kumar et al., 2013). For this the phase delay
etween two modulation signals are 45◦. Modulation index (Ma) and frequency ratio (P) corresponds to each modulation
ignal is same as SPWM-PD. The carrier and modulation waves for five level MLI SPWM-PS control strategy with
ariable carrier wave amplitude (Ac) are shown in Fig. 23.
The output voltage and current waveforms and THD spectrum for SPWM-PS control strategy is shown in
igs. 24 and 25 respectively.
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Fig. 20. The carrier and modulation waves for SPWM-APOD control strategy.
Fig. 21. Output voltage and current waveforms for SPWM-APOD control strategy.
Fig. 22. THD spectrum for SPWM-APOD control strategy.
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Fig. 23. The carrier and modulation waves for SPWM-PS control strategy.
Fig. 24. Output voltage and current waveforms for SPWM-PS (45◦) control strategy.
Fig. 25. THD spectrum for SPWM-PS (45◦) control strategy.
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Table 2
Comparison of the utilization factor of power devices.
S. No. Control scheme Utilization factor
S1 S2 S3 S4 S5 S6
1. Control scheme-I 66.67 66.67 33.33 33.33 33.33 33.33
2. Control scheme-II 60 60 40 40 40 40
3. Control scheme-III 58.33 58.33 41.67 41.67 33.33 50
4. SPWM-PD with Constant Ac 59 59 41 41 43.5 38.5
5. SPWM-PD with variable Ac 57.2 57.2 42.74 42.74 35.532 49.95
6. SPWM-POD with variable Ac 57.51 57.51 42.49 42.49 35.13 49.85
7. SPWM-APOD with variable Ac 57.245 57.245 42.755 42.755 30.34 55.17
8. SPWM-PS 58.67 58.67 41.33 41.33 40.01 42.65
The THD is increased to 7.42% in case of SPWM-PS, which is higher as compared to all control schemes of Level
Shift SPWM with variable carrier wave amplitude.
9.  Comparative  analysis
The various control schemes based on switching pattern and using SPWM techniques were simulated and the
comparative bar chart of THD in output voltage waveform is shown in Fig. 26.
It is observed that the THD is much lower in all the SPWM techniques when compared with conventional switching
pattern. The level shift SPWM techniques were found to be much better as compared to phase shift SPWM technique.
Within level shift SPWM, it is very clear from the bar chart that SPWM-PD has a minimum THD level of 5.69%. From
the THD curves, it can be easily depicted that the lower order harmonics are considerably reduced in case of level shift
SPWM techniques and even harmonics are almost negligible in case of SPWM-PD.
The utilization factor of the various power devices is also calculated for each control scheme and is tabulated in
Table 2.
From the table it can be depicted that the utilization factor of the power devices is improved in the case of SPWM
control techniques and it is almost best in SPWM-PD with variable Ac.
10.  ConclusionIn this paper different control schemes are simulated and comparisons are made to choose a novel technique,
which will be efficient and provides the output with improved power quality. Among all the control schemes based on
switching of devices, the control scheme III (α  −  2α  −  6α  −  2α  −  α) gives the minimum THD. Among all the SPWM
control schemes Sinusoidal Pulse Width Modulation-Phase Disposition (SPWM-PD) has the lowest THD of 5.69%
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t a frequency ratio and modulation index of 250 and 1.1 respectively. Also the lower order harmonics are reduced
onsiderably and even harmonics are almost negligible in this control scheme. The comparison is made based on the
tilization factor of the power devices and it is observed that it is improved for SPWM control techniques.
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